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In the subJOnm scale, aggressive scaling of symmetric and asymmetric DG-MOSFET designs 
MOSFETs are expected to stop at dual-gate (DG) [8,9]. Asymmetric DG-MOSFET, which has a single 
architectures on SO1 substrates [I-31. So far the electron channel with a larger peak density (FIG.2) has 
design efforts on these novel structures have been shown to be a good competitor to the symmetric 
concentrated on the digital performance. However, one [8]. In this work, we show that these devices are 
beyond the traditional digital circuit building blocks, superior to symmetric ones also in terms of linearity. 
sub-SOnm MOSFETs will be strong contenders also We also show that the DG-MOSFET linearity may be 
for analogue RF applications in lucrative wireless optimized by use of non-uniform doping techniques, 
communications market. This is guided by the fact including low-high and delta-doping profiles. 
that peak CMOS cutoff frequencies are now in In our analysis, DC transfer characteristics similar 
excess of 100 GHz, doubling every three years [4]. to those in FIG.3 are used to obtain transconductance 
Hence it is imperative to analyze the potential of (gm) and its second derivative, by using high order 
DG-MOSFETs also for analogue applications. polynomial fits (>7'-degree) to simulated data (FIG.4). 
Linearity is an essential requirement in These results are in tum employed in the calculation of 
integrated CMOS FW systems, ensuring that high signal power PIP, (FIGS) [5]. A comparison of the 
order harmonics and inter-modulation terms are linearity figures of DG-MOSFETs indicates that 
negligible at the output. Although there are system asymmetric device consistently outperforms the 
level techniques to improve linearity, they all require symmetric counterpart. Uniform channel doping 
complex circuitry [SI. A transistor-level linearization improves the linearity figures for both cases. We 
is more appropriate for the power amplifiers in the observe (see FIG.6) that a step (low-high) profile 
portable systems. To date, there is no report on the dramatically improves the linearity of the asymmetric 
linearity figures of DG-MOSFETs or on how it is design, while its impact on symmetric device is less 
affected by the choice of design parameters. In this pronounced. The improvement for the asymmetric 
work, we cany out such a study for the first time and device with an optimum doping profile may reach as 
investigate the linearity of DG-MOSFETs using much as -10 dBm, which is quite appreciable. 
accurate 2-D device simulations. Moreover, this figure is even larger, if compared 
Contrary to digital applications, drain saturation against the undoped device. 
current and VT are not suitable figures of merit in a We present a full account of changes introduced 
direct evaluation of RF analogue performance of by the use of similar doping techniques to general and 
MOSFETs. A reliable and simple metric used to linearity performance of DG-MOSFETs with smaller 
evaluate linearity performance of individual gate length and channel thickness. A comparison with 
MOSFETs is input-referred IP3 point [6]. This standard planar architecture is also attempted to clarify 
measures the inuut Dower (Prpl) where the outDut true analorme uerformance of DG-MOSFETs. . .  , .._I 
amplitude of 1' (main) and 3d harmonics are equal 
due to inter-modulation inherent to device operation. 
Although haditionally compact models are used 
for linearity analysis, such approximations are either 
totally inadequate or currently non-existent for RF 
performance evaluation of sub-50 nm MOSFETs 
with complex channel-gate charge coupling features. 
The use of physics-based device simulators provides 
a more complete and accurate analysis alternative. In 
this study, we use ISE TCAD suite [7] to simulate 
terminal characteristics of generic DG-MOSFET 
structures similar to FIG. 1. Specifically, we consider 
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FIGVRE 1: Generic DG-MOSFET structure with Lc,,=50nm FIGURE 2: Electron density profiles of undoped asymmetric 
and the corresponding 2D mesh. All contacts are shown as (VG=l.O V) and symmetric (VG=1.6 V) DG-MOSFET 
void. The barrier height for the top and bottom gates are structures investigated. For comparison, density profiles 
different for symmetric (@B=0.55eV) and asymmetric belonging to step-like (low-high) doped devices are also 
(DB=k0.55eV) devices investigated. plotted. Note that asymmetric device has a single channel. 
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FIGURE 3: Comparison of transfer characteristics of DG- 
MOSFETs with asymmetric and symmetric designs. In 
these simulations, we employ HD transport model to 
account for non-stationary effects and density gradient 
method to include quantum mechanical confinement. 
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FIG!JRE 5 :  Analysis of linearity performance of DG- 
MOSFETs with transfer characteristics from FIG.3&4. 
The low-high doping greatly improves asymmetric device 
linearity around the maximum transconductance point 
(gmm.), where linear amplifiers are expected to operate. 
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FIGURE 4: Transconductance characteristics of asymmetric 
and symmetric DG-MOSFETs with three different doping 
profiles. The better linearity of asymmetric design with low- 
high doping profile is visible by the flat top of the g, curve. 
We use 7" order polynomials to differentiate Id-V, data. 
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FIGURE 6: Summary of linearity performance of DG- 
MOSFETs at the vicinity of maximum transconductance 
point. Asymmetric device is superior and easier to optimize 
using low-hi h doping profiles or &doping. In both cases, a 
dose of -10' cm improves linearity as much as IOdBm. 
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